

Control Unit Design


Paolo PRINETTO

Director

CINI Cybersecurity National
Laboratory

Paolo.Prinetto@polito.it

Mob. +39 335 227529




www.consorzio-cini.it

License & Disclaimer

2

License Information


This presentation is licensed under the
Creative Commons BY-NC License



To view a copy of the license, visit:
<http://creativecommons.org/licenses/by-nc/3.0/legalcode>

Disclaimer

- We disclaim any warranties or representations as to the accuracy or completeness of this material.
- Materials are provided “as is” without warranty of any kind, either express or implied, including without limitation, warranties of merchantability, fitness for a particular purpose, and non-infringement.
- Under no circumstances shall we be liable for any loss, damage, liability or expense incurred or suffered which is claimed to have resulted from use of this material.



Microfasi

4

Fetch

Microfasi

5

Fetch

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

6

Fetch

LOAD R2,R1

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

7

Fetch

1 : $MAR \leq PC$; $U \leq PC + 1$
2 : Read ; $PC \leq U$
3 : Wait until mem_ready
4 : $MDR \leq Mem(MAR)$
5 : $IR \leq MDR$

LOAD R2,R1

➤ 6 : $R1 \leq R2$
➤ 7 : Jump to 1

Microfasi

8

Fetch

LOAD (R2),R1

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

9

Fetch

- 1 : $MAR \leq PC$; $U \leq PC + 1$
- 2 : Read ; $PC \leq U$
- 3 : Wait until mem_ready
- 4 : $MDR \leq Mem(MAR)$
- 5 : $IR \leq MDR$

LOAD (R2),R1

- 6 : $MAR \leq R2$
- 7 : Read
- 8 : Wait until mem_ready
- 9 : $MDR \leq Mem(MAR)$
- 10 : $R1 \leq MDR$
- 11 : Jump to 1

Microfasi

10

Fetch

ADD R2,R1

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

11

Fetch

1 : $MAR \leq PC$; $U \leq PC + 1$
2 : Read ; $PC \leq U$
3 : Wait until mem_ready
4 : $MDR \leq Mem(MAR)$
5 : $IR \leq MDR$

ADD R2,R1

➤ 6 : $Y \leq R2$
➤ 7 : $U \leq Y + R1$;
 $SR \leq (Z,N,O,C)$
➤ 8 : $R1 \leq U$
➤ 9 : Jump to 1

Microfasi

12

Fetch

ADD (R2),R1

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

13

Fetch

- 1 : $MAR \leq PC$; $U \leq PC + 1$
- 2 : Read ; $PC \leq U$
- 3 : Wait until mem_ready
- 4 : $MDR \leq Mem(MAR)$
- 5 : $IR \leq MDR$

ADD (R2),R1

- 6 : $MAR \leq R2$
- 7 : Read
- 8 : Wait until mem_ready
- 9 : $MDR \leq Mem(MAR)$
- 10 : $Y \leq MDR$
- 11 : $U \leq Y + R1$; $SR \leq (Z,N,O,C)$
- 12 : $R1 \leq U$
- 13 : Jump to 1

Microfasi (optimized)

14

Fetch

1 : $MAR \leq PC$; $U \leq PC + 1$
2 : Read ; $PC \leq U$
3 : Wait until mem_ready
4 : $MDR \leq Mem(MAR)$
5 : $IR \leq MDR$

ADD (R2),R1

- 6 : $MAR \leq R2$
- 7 : Read
- 8 : Wait until mem_ready
- 9 : $MDR \leq Mem(MAR)$; $Y \leq R1$
- 10 : $U \leq Y + MDR$;
 $SR \leq (Z,N,O,C)$
- 11 : $R1 \leq U$
- 12 : Jump to 1

Microfasi

15

Fetch

CMP R1,R2

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

16

Fetch

1 : $MAR \leq PC$; $U \leq PC + 1$
2 : Read ; $PC \leq U$
3 : Wait until mem_ready
4 : $MDR \leq Mem(MAR)$
5 : $IR \leq MDR$

CMP R1,R2

➤ 6 : $Y \leq R2$
➤ 7 : $U \leq Y - R1$;
 $SR \leq (Z,N,O,C)$
➤ 8 : Jump to 1

Microfasi

17

Fetch

JMP (R2)

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

18

Fetch

- 1 : $MAR \leq PC ; U \leq PC + 1$
- 2 : Read ; $PC \leq U$
- 3 : Wait until mem_ready
- 4 : $MDR \leq Mem(MAR)$
- 5 : $IR \leq MDR$

JMP (R2)

- 6 : $MAR \leq R2$
- 7 : Read
- 8 : Wait until mem_ready
- 9 : $MDR \leq Mem(MAR)$
- 10 : $PC \leq MDR$
- 11 : Jump to 1

Microfasi

19

Fetch

BNE (R2)

1 : $MAR \leq PC$; $U \leq PC + 1$

2 : Read ; $PC \leq U$

3 : Wait until mem_ready

4 : $MDR \leq Mem(MAR)$

5 : $IR \leq MDR$

Microfasi

20


Fetch

1 : $MAR \leq PC$; $U \leq PC + 1$
2 : Read ; $PC \leq U$
3 : Wait until mem_ready
4 : $MDR \leq Mem(MAR)$
5 : $IR \leq MDR$

BNE (R2)

- 6 : If ($SR(Z) = '1'$) then Jump to 1
- 7 : $MAR \leq R2$
- 8 : Read
- 9 : Wait until mem_ready
- 10 : $MDR \leq Mem(MAR)$
- 11 : $PC \leq MDR$
- 12 : Jump to 1

Малые Автюхи, Калининский район
Республики Беларусь



Paolo PRINETTO

Direttore

Lab, Naz. Cybersecurity

Paolo.Prinetto@polito.it

Mob. +39 335 227529



cini
Cybersecurity
National Lab

cini consorzio
interuniversitario
nazionale
per l'informatica

www.consorzio-cini.it